Friday, 9 November 2012

What is the difference between testing and verification of vlsi circuit? | Embedded Interview Questions


Verification is a front end process and testing is a post silicon process.
Verification is to verify the functionality of the design during the design cycle.
Testing is finding manufacturing faults.

No comments: